

A.Navaneetha

Assistant Professor

M.E(Digital system Engineering),(P.hD.) **Education Oualifications:**

Specialization: **Digital System Engineering**



ADDRESS:

C – Block -Room No C-306

JNTUH ID:

93150404-145542

EMAIL:

anavaneetha_ece@mgit.ac.in

DATE OF JOINING: 10-10-2009

EXPERIENCE - 15 Years

- Teaching 17
- Research -3
- Industry -
- Others –

SUMMARY:

- Publications 12
- Conferences 2
- Patents -
- Books –
- Honors/Awards -

EVENTS:

- Organized 02
- Attended 18

LET'S MEET ON SOCIAL:

- https://www.facebook.com /mgithyderabad
- https://www.instagram.co m/mgithyderabad
- https://www.linkedin.com/ company/mgithyderabad
- https://twitter.com/MGIT hyderabad

Membership of Professional Bodies:

Responsibilities Held at Institution Level: Placement ATPO 2.Student bus incharge 3. Antiragging Committee 4. Counsellor.

Responsibilities Held at Department Level: Placement ATPO, Class incharge,Lab incharge,Mentor,NBA contributor,NAAC contributor

Research Guidance:

Honors/Awards Received:

Courses Handled at Under Graduate /Post Graduate Level:

- UG: VLSI Design ,Microprocessor and Microcontrollers,Computer Organization, Linear digitial and integrated circuits. Digital Electronics, Low power vlsi design.
- PG:nil

Publications:

1.Alluri Navaneetha, Kalagadda Bikshalu "Reliability and Power Analysis of FinFET based SRAM", Silicon(2021) https://doi.org/10.1007/S 12633-021-01345-4(SCIE).

2.Alluri Navaneetha, Kalagadda Bikshalu, "Performance of graded channel double gate MOSFET and FinFET", Design Engineering, 2021 1072-1083 (Scopus).

3. Performance analysis of Ion-sensitive field effect transistor with various oxide materials for Biomedical applications, silicon 1-11(SCIE)

4.Design and development of graphene FET biosensor for the detection of SARS-COV-2, Silicon 1-9(SCIE).

5.Alluri Navaneetha, Kalagadda Bikshalu, "Implementation of High Speed and low Area FIR Filter for Wireless Communications", Design Engineering, 2021, 989-1001 (Scopus)... 6.Alluri Navaneetha,kalagadda Bikshalu "FinFET based Add and Shift Multiplier for


Wireless Communication", Turkish Journal of Computer and Mathematics, Vol. 12, No. 10. (2021), 2610-2620 (Scopus)..

7.Alluri Navaneetha, Kalagadda Bikshalu, "FinFET based High Performance BZFAD Multiplier for IOT Application", Turkish journal of Computer and Mathematics Education ,Vol.12,No.10(2021),2602-2609 (Scopus)...

8. Alluri Navaneetha, Kalagadda Bikshalu, "FinFET based comparsion analysis of power and delay of adder topologies", Materials today proceedings, 2021 (Scopus).

9. Performance evaluation of noise coupling on GE based TSV filled material for future IC integration technique, Materials today proceedings, 2020.

10. Optimizing the implementation of SEC-DAEC codes in FPGA international journal of research 3633-3640.



ADDRESS:

• C – Block -Room No C-306

JNTUH ID:

93150404-145542

EMAIL:

anavaneetha_ece@mgit.ac.in

DATE OF JOINING:

10-10-2009

EXPERIENCE - 15 Years

- Teaching 17
- Research -3
- Industry -
- Others –

SUMMARY:

- Publications 12
- Conferences 2
- Patents –
- Books –
- Honors/Awards -

EVENTS:

- Organized 02
- Attended 18

LET'S MEET ON SOCIAL:

- https://www.facebook.com/mgithyderabad
- https://www.instagram.co m/mgithyderabad
- https://www.linkedin.com/ company/mgithyderabad
- https://twitter.com/MGIT hyderabad

- Conferences:1. Design and implementation of circuit using switched activiy
 ",international conference on innovation CSE and information technology(ICICS –
 2015).
- "Implementation of high performance multiplier for portable devices", (ICICS-2015)

Research & Consultancy:

1. nil

No. of Books/Chapter Published with details:

1. nil

Events Organized:

Conferences:nil

FDPs/STTPs:

- 1. FDP on "Future Nanoelectronic Devices and Circuits",from 06/07/20 to 10/07/20
- 2. FDP on Digital design using Verilog and VHDL in MGIT from 15/12/14 to 19/12/14.
- 3. One week Teaching and learning on "Microprocessor and Microcontroller", Lab.

Refresher Courses/ Workshops/ Webinars/ Seminars/ Guest Lecture:nil

Events Attended

FDPs/STTPs:

1.Effective" Technical report writing latex", from 08/06/20 to 09/06/20,MGIT 2.One week online FDP on "recent trends in VLSI ",from 02/06/20 to 07/06/20 GRIET,Hyd-bad.

3.FDP on "Design implementation and verification" in VLSI sandeepani school of embedded design,bangalore from 27/04/20 to 01/05/20 ,Bangalore

4.FDP on "OP-AMP practical applications, design, simulation and implementation", from 01/07/19 to 06/07/19, swayam nptel.

5. FDP on "ECAD and VLSI" from 08/07/19 to 12/07/19,MGIT.

6. FDP on "Nanodevices and Circuits",17/06/10 to 22/06/19 ,NITW.

7. FDP on "Research Methodology" from 07/01/19 to 11/01/19,KU.

8. FDP on "MOS-AK conference", from 25/02/2019 to 27/02/2019 ,IEEE Hyderabad with MOS-AK.

9. Summer Faculty Research Programme from 21/05/18 to 06/07/18 IIT Delhi.

10. FDP on "RF Antenna design" from 19/7/17 to 24/7/17,NITW.

11. Recent trends in "Digital image and Video processing", from 22/2/16 to 27/2/16.

12. Workshop on Jeevam vidya in CBIT from 11/6/16 to 12/6/16.

13. Workshop on "socio-effectivenes of women_wow factor", MGIT from 08/03/14 to 10/03/14.

14. FDP on "ECAD and VLSI Design",in MGIT from 06/09/12 to 08/09/12.

15 . Workshop on Jeevanvidya in CBIT , Hyd-bad from 01/06/21 to 12/06/21

16. Workshop on RF system design and testing in JNTUH on 21/12/11. Refresher Courses/ Workshops/ Webinars/ Seminars/Guest Lecture:

1.RC in "Strategies for research oriented teaching and research ",in JNTUH from 19/5/14 to 07/6/14

2. Orientation course in OU from 03/06/13 to 01/07/13.

Online Certifications:nptel -2

Any Other Contribution:

 Inhouse projects, Motivating students for higher education in premier institutions around the world, Motivating students in placements for preparing interviews in reputed companies, Gate coaching under prerana scheme, Reviewer for Materials today proceedings, Circuits and systems, international journal of electronic letters.